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Quantum annealing machines based on superconducting qubits, which have the potential to solve
optimization problems faster than digital computers, are of great interest not only to researchers but
also to the general public. Here, we propose a quantum annealing machine based on a semiconductor
floating gate (FG) array. We use the same device structure as that of the commercial FG NAND
flash memory except for small differences such as thinner tunneling barrier. We theoretically derive
an Ising Hamiltonian from the FG system in its single-electron region. Recent high-density NAND
flash memories are subject to intrinsic obstacles that originate from their small FG cells. In order
to store information reliably, the number of electrons in each FG cell should be sufficiently large.
However, the number of electrons stored in each FG cell becomes smaller and can be countable. So
we utilize the countable electron region to operate single-electron effects of FG cells. Second, in the
conventional NAND flash memory, the high density of FG cells induces the problem of cell-to-cell
interference through their mutual capacitive couplings. This interference problem is usually solved
by various methods using software of error-correcting codes. We derive the Ising interaction from
this natural capacitive coupling. Considering the size of the cell, 10 nm, the operation temperature
of quantum annealing processes is expected to be approximately that of a liquid nitrogen. If a
commercial 64 Gbit NAND flash memory is used, ideally we expect it to be possible to construct
2 megabytes (MB) entangled qubits by using the conventional fabrication processes in the same
factory as is used for manufacture of NAND flash memory. A qubit system of highest density will
be obtained as a natural extension of the miniaturization of commonly used memories in society.
I. INTRODUCTION
Artificial intelligence (AI), whose progress is a momen-
tous trend in science and technology, is expected to lead
to drastic changes in society. Faster solving of combina-
torial optimization problems is a prerequisite for efficient
development of AI algorithms such as machine learning
algorithms. A quantum annealing machine (QAM) is
expected to solve the combinatorial optimization algo-
rithms of NP-hard problems in a shorter time than is
possible with classical annealing methods. Nishimori et
al. developed the theoretical foundation of the QAM1,2,
and QAMs based on superconducting circuits are widely
used3,4.
NP-hard problems such as the traveling salesman prob-
lem can be mapped to the problems to find ground states
of the Ising Hamiltonian, expressed by5
H =
∑
i<j
Jijs
z
i s
z
j +
∑
i
his
z
i , (1)
where the variable si is a classical bit of two values(si =
±1). The first term is the interaction term with a cou-
pling constant Jij , and the second term is the Zeeman
energy with an applied magnetic field hi. This classical
Ising machine has already been realized by a conventional
semiconductor memory6. In the case of a quantum an-
nealing machine, a tunneling term is added and expressed
by
H =
∑
i<j
Jijσ
z
i σ
z
j +
∑
i
[hiσ
z
i +∆i(t)σ
x
i ] (2)
where the variables are expressed by Pauli matrices σαi
(α = x, z) instead of digital bits. The tunneling term
is controlled such that it disappears at the end of the
calculation, given by
∆(t→∞)→ 0. (3)
The Hamiltonian (2) can be found in many physical sys-
tems in nature. To use physical systems as QAMs, the
tunneling term and the Ising term should be controlled
separately and locally by electric gates. The development
of QAMs based on superconducting qubits have advanced
the furthest3. The advantage of superconducting qubits
lies in the long coherence time of superconducting states.
Let us consider the possibility of constructing QAMs
based on semiconductor devices. The greatest advantage
of using semiconductor devices is that the smallest arti-
ficial structures at the highest density can be manufac-
tured in factories. Obviously, the competitor of the QAM
is the conventional digital computer. For the QAM to
prevail, integration of a huge amount of cell is unavoid-
able. During the past 20 years, many qubits based on
semiconductor devices have been investigated7. In quan-
tum computation, accurate control of wave functions is
required from initial states to final states for measure-
ments. Because it is not easy to precisely control the
wave functions of electrons and spins in semiconductor
devices, even two-qubit logic operation has been proven
only recently8. Moreover, it is known that the coher-
ence times of charge qubits are shorter than those of spin
qubits. On the other hand, in the quantum annealing
machine, the condition of the strict control of wave func-
tions can be loosened provided that the final state is an
eigenfunction of the target Hamiltonian, and the inter-
mediate processes can include disturbance with several
kinds of noise. Thus, we can exploit the advantages of
2semiconductor devices such as high integration and pro-
ductivity, for a QAM.
Here, we propose a QAM using the conventional
NAND flash memory consisting of floating gate (FG)
cells9–11. NAND flash memory has a dominant share
of the growing market for storage applications extending
from mobile phones to data storage devices in data cen-
ters12. The NAND flash memory has the advantages of
high-density memory capacity and low production cost
per bit with low power consumption and high-speed pro-
gramming and erasing mechanisms. Data storage of per-
sonal computers is also transitioning from hard disk to
flash memory. An FG cell corresponds to 1 bit for a single
level cell type and m bit for a multi-level type. Each FG
is typically made of highly doped polysilicon and placed
in the middle of a gate insulator of a transistor13,14. If
there is no extra charge in an FG, the cell behaves like a
normal transistor. In the programming or writing step,
electrons are injected into the FG by applying voltage to
the control gate. In the erasing step, electrons are ejected
from the FG to the substrate by applying voltage to the
back gate. The amount of the charge of FG determines
the threshold voltage above which the current between
the source and drain changes. In NAND flash memories,
the FG cells are connected like a NAND gate. In general,
the distance between the FGs is of the same order as the
size of FG, resulting in high-density memory. For exam-
ple, Sako et al. developed 64 Gbit NAND flash memory
in 15 nm CMOS technology10, which is organized by a
unit of 16KB bit-lines × 128 word-lines. This means that
the number of closely arrayed FG cells in a single unit is
16KB×128≈ 2MB. The integration and miniaturization
of flash memory cells have progressed continuously and
the current flash memories have stacked 3D structures
using trapping layers15,16.
We theoretically prove that a two-dimensional (2D)
FG array can be used as a QAM. The QAM proposed
here has the structure shown in Fig.1. The FG cells
are capacitively connected to each other, which is the
same arrangement as that in a commercial flash mem-
ory. The fundamental idea is that we will be able to
regard a small FG cell in the single-electron region as a
charge qubit. Now the size of the FG NAND flash mem-
ory is 15 nm17,18, and the size can shrink to beyond 7
nm19–21. In the flash memory with 15 nm cell, single-
electron effects can be observed at room temperature22.
When the doping concentration of electrons is 1020 cm−3,
the number of electrons in a volume of 15×15×50 nm3
is about 1125 and countable. Once we can control the
single-electron effects, we can realize a two-level system
by using a crossover region between two different quan-
tum states with different numbers of electrons, following
such as Ref.23.
The distance between FG cells is of the same order as
the size of FG cells in conventional NAND flash memo-
ries. Thus, the capacitive coupling cannot be neglected24.
The changes of electrostatic potentials of neighboring
cells affect the electronic static potentials of target FG
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FIG. 1: A block of a proposed quantum annealing machine
based on a floating gate (FG) array has the same structure
as commercial NAND flash memory other than the thickness
of tunneling barrier. A 2D FG memory array is constructed
by arranging many blocks on the substrate. The interference
effect between the FG cells is the origin of the Ising inter-
action. In order to use bidirectional tunneling between FG
and substrate, we simultaneously apply voltages to both the
gate and substrate. Because we can use the same process as
for conventional memory, the production cost is low and the
fabrication process is well established.
cells. In regard to the conventional use of the memory
cell, these capacitance couplings between FG cells are
undesirable. In the conventional NAND flash memories,
this effect is alleviated by computer software of various
error-correcting codes. But, here we use this coupling as
the interaction between quantized cells. We derive the
Ising interaction term and the Zeeman term in Eq. (2)
from a simple capacitance network model.
In the conventional usage of FG memory, the gate volt-
age is applied either positively or negatively correspond-
ing to WRITE (programming data) and ERASE (erasing
data) processes, respectively. Thus, in order to realize
the tunneling between the FG cells and the substrate in
both directions, both gate electrode and substrate have
the same voltage whereas the voltage of FG should be
low. By controlling the voltages, we realize the third
term of Eq. (2).
This QAM has two major structural differences com-
pared with conventional FG memories. The first major
difference is that the tunnel barrier between FGs and sub-
strate in the present proposal is thinner than that of the
commercial FG array, in order to realize the bidirectional
tunneling. The second major difference is that we do not
use the air-gap between FG cells17 in order to increase
the electrostatic coupling between FG cells.
Semiconductor devices consist of many different re-
gions on the substrate. There are several doping con-
centrations with n-type and p-type semiconductors. The
conventional FG devices are based on the silicon transis-
tor with additional floating gates. Thus, there are several
regions with different electrostatic potentials. It is nec-
essary to investigate how the above-mentioned idea can
be implemented in a realistic potential profile. Here, we
use a technology computer aided design (TCAD) tool to
check whether we can generate the desired potential pro-
file of tunneling within an appropriate voltage region. Al-
though this simulator does not include the single-electron
effect and we provide results of coupling three cells, we
can sketch a rough engineering drawing in a realistic sit-
uation.
3The great advantage of using semiconductor devices
instead of superconducting devices is that they are the
smallest structures that humans can reliably integrate in
Gbit order. Our proposed QAM will be able to be fab-
ricated using a mask set and a product line that are al-
most same as those used for the conventional NAND flash
memory. We believe that integration capabilities backed
by mass-production technologies will eventually lead to
quantum computers that are far more controllable than
those available today. This QAM will be of far more
benefit than QAMs without commercial antecedents in
mass-productions, because the progress from fundamen-
tal science to a commercial product involves a huge cost
and time.
This paper is organized as follows: In Sec. II, we briefly
review an implementation of a QAM for a 2D qubit array.
In Sec. III, we explain the basic idea of how to implement
QAM into an FG array. In Sec. IV, we derive an Ising
Hamiltonian from an FG array. In Sec. V, we present the
results of TCAD simulation based on realistic FG sizes.
In Sec. VI, we discuss the noise and decoherence prob-
lem of our QAM. In Sec. VII, we discuss the possibility
of high-frequency operation. We close with a summary
and conclusions in Sec. VIII. Additional information is
presented in the Appendix.
II. HOW TO CONSTRUCT QAM IN 2D NAND
FLASH MEMORY STRUCTURE
The simpler the structure and mechanism, the greater
is the reduction in variations among cells, and the more
stable the operations become. Thus, in order to real-
ize a reliable large-scale QAM, the structure and mech-
anism should be as simple as possible. For the simplest
QAM, the coupling Jij has a fixed value determined by
its cell structure. The typical optimization problem with
a fixed Jij is the MAX-CUT problem
25,26. The MAX-
CUT problem is given as follows: Given a graph G(V,E),
|V | = n with weights Jij for all (i, j) ∈ E, the max-cut
is a problem of finding S ⊆ V such that the cut S, V \S
is the maximum. Introducing the variables: si = 1 if
i ∈ S, si = −1 if i ∈ V \S. The max cut problem can
be expressed as finding the minimum of the Ising model
of
∑
i<J Jij(sisj − 1) under a constraint of s
2
i = 1 for
i = 1, ..., n. The MAX-CUT problem25,26 is applied to
the noise reduction problem6. On the other hand, in
general, the values of the coupling Jij are chosen de-
pending on each optimization problem5. For example,
in the traveling salesman problem, Jijs are taken as the
distances between two cities5. Thus, there is a trade-off
between the range of application and the simplicity of de-
vice structure. Here, we consider a QAM whose coupling
Jij is determined by the capacitive coupling between two
FG cells. Because the distances between FG cells are all
the same, a fixed value of Jij is provided in our system
in its original condition. Note that this limitation can be
resolved and arbitrary variable of Jij can be realized by
applying high-frequency electric fields as shown in Ref.27.
Because we would like to present the fundamental pro-
posal of QAM based on FG arrays, we will concentrate
on our QAM for a conventional operation region of the
fixed Jij .
In addition, we consider a 2D planer FG array. In
order to solve general problems in the QAM, all connec-
tions between two cells are required28. This means that
the coupling Jij should be formed in any two cells. A
coherent Ising machine29,30 can realize this situation by
using optical systems. Because the connections between
solid-state cells are fixed, it is not possible to directly
connect two arbitrary cells in solid-state circuits with
minimum distances. If we apply the methods proposed in
Ref.31–33, we can implement connections between distant
qubits. We can also use the advantage of conventional cir-
cuits, i.e., we can implement digital circuits for connect-
ing distant FG cells similar to Ref.6. In this case, there
is no quantum coherence between digitally connected FG
cells. Although the speed up is less than that of a fully
quantum-connected QAM, it is still expected to operate
in the partial quantum regions.
Let us think about using the lithography mask set of
the conventional NAND flash memory of Ref.10. The
‘page’ in NAND flash memory corresponds to the number
of the digital bits in the bit-line. Because Ref.10 has 2 bits
per cell, the number of connected FG cells in the direction
is 128 and one block consists of 16KB × 128=16384 ≈
2MB cells. These blocks are digitally connected and form
the single plane of the memory. This means that the cou-
pling Jijs exists between nearest neighboring 2MB cells.
Thus, ideally, 2MB FG charge qubits form an entangled
state. By connecting the blocks digitally, we would be
able to realize a quantum annealing machine like that of
Ref.6. Hereafter, we would like to prove that the 2D FG
cell array realizes the Ising Hamiltonian with the fixed
Jij . The digital connection and concrete application to
annealing problems are beyond the scope of this paper.
III. BASIC IDEA OF QAM BASED ON FG
ARRAY
We would like to conceptually explain how to realize a
QAM in the conventional FG structure.
A. Floating gate cell
First, let us consider the single-electron effect in FG
cells. The basic physics of the FG cell can be explained
by the simple model of series of capacitance depicted in
Fig. 2 given by34
Q = CB(VFG − Vsub)− CA(VCG − VFG), (4)
where Q is a charge stored in the FG. VCG, VFG and Vsub
are potential energies of the control gate(CG), FG, and
4substrate, respectively. From Eq. (4), we have
VFG =
Q
CA + CB
+
CAVCG + CBVsub
CA + CB
. (5)
This equation shows that the FG potential energy VFG is
determined by the charging energy of FG (1st term of the
right side of the equation) and the controllability of CG
and substrate. When the capacitance Ceff ≡ CA + CB
is sufficiently small, the change of the number of sin-
gle electrons Q ± e can be detected if e/Ceff is larger
than the operation temperature T . If we simply ex-
press Ceff = ǫoxS/dox, where ǫox, S, and dox are the
dielectric constant of a tunneling oxide SiO2, the area,
and the thickness of the capacitor, and use the value of
ǫox = 3.9 × 8.854 × 10
−21 F/nm, S = 15 × 15 nm2, and
dox=3.5 nm, we have the voltage shift, e/Ceff=0.00721
eV =83.8 K, by the change of a single electron22. (The
Boltzmann constant kB = 8.617× 10
−5 K/(eV) is used.)
Thus, the single-electron effect will be detectable. Be-
cause the single-electron region can be used to construct
a two-level system as Makhlin et al.23 showed, the small
size of the FG gate array allows construction of a two-
level system, which is quantitatively discussed in the next
section.
As in the field of FG memory, we define a coupling
ratio CR defined by
CR =
CA
CA + CB
, (6)
as an indication of the degree of controllability of the
gate electrode. We also assume that the capacitance is
represented by a simple parallel plate capacitor such as
CA = ǫALW/dA, CB = ǫoxLW/dox, (7)
where L and W are the length and width of the FG cell,
dA and dox are the thickness of tunneling oxides, and ǫA
and ǫox are dielectric constants. Then, when dox and CR
are given, dA is given by CR and dA is given by
dA =
1.0− CR
CR
ǫA
ǫox
dox. (8)
B. Interaction between FG cells
In commercial 2D NAND flash memories10,11,17,18 the
distance between FG cells is of the same order as the size
of the FG cells. Thus, the interference effects between FG
cells are one of the major issues in NAND flash memo-
ries24. In order to reduce the interference between FG
cells, the air-gap technologies are used17, because the di-
electric constant of air is smaller than that of the tunnel-
ing oxide such as SiO2 (whose dielectric constant is 3.8).
However, here we use SiO2 between FG cells to increase
the electrostatic coupling between FG cells.
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FIG. 2: A single cell of the floating gate (FG) array. Charges
are stored in the FG. The charges Q and the potential of the
FG, VFG, are controlled by the control gate (CG) voltage, VCG
and the substrate voltage Vsub.
C. Tunneling
In the conventional FG memory, tunneling phe-
nomenon of electrons is used for WRITE and ERASE
processes of data by biasing the voltage between the gate
and substrate electrodes. However, in the conventional
WRITE and ERASE processes, electron flow is unidi-
rectional as shown in Figs. 3(a) and (b). In the case of
a QAM, electron tunneling should be bidirectional be-
tween the FG and substrate. Bidirectional tunneling oc-
curs when we lower the potential of the interface between
the FG and substrate. This situation will be realized by
biasing the gate and substrate electrodes compared with
the source and drain as shown in Fig.4.
In the conventional FG memory, the thickness of the
tunneling oxide is about 7 nm to store charges for more
than a couple of years when there is no bias on the gate
and substrate. For the WRITE or ERASE process, a
large bias of more than 10 V is applied to add or extract
electrons from FGs. In this biasing process, because of
the large applied bias, the tunneling potential changes
and Fowler-Nordheim tunneling is realized34. In order to
realize bidirectional tunneling, we consider a case of thin
tunneling oxide.
D. FG array
Figure 5 shows a schematic of a 2D FG cell array. The
FG cells are coupled capacitively with each other in both
word and bit directions. The source and drain are at-
tached to the both ends of bit-lines. When we look at
each bit-line, biases are applied to the source and drain
as well as to the gate. Thus, the regions between FG cells
in the bit-line are in electronically floating states. In or-
der to switch on the tunneling of all FG cells at once,
we will have to apply higher gate voltage to the cells far
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FIG. 3: Conventional process of writing data ((a)) and eras-
ing data ((b)). In the conventional FG array, the tunneling
oxide is thick (∼ 7 nm), and a large voltage (∼ 20 V) is ap-
plied to carry out both WRITE and ERASE processes.
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FIG. 4: Proposed idea for both bidirectional electron tun-
neling. The voltages of the gate and substrate are raised
compared with the voltages of the source and drain. The
tunneling rate is controlled by the relative potential between
the gate/substrate and the source/drain.
IV. DERIVATION OF QAM HAMILTONIAN
FROM FG ARRAY
Here, we derive the Ising Hamiltonian from the FG
array described in Fig. 1 by using a capacitance network
model (Fig. 6). The charging energy is reduced to the
1st and 2nd term of Eq. (2). The last term of Eq. (2)
is derived from tunneling of carriers between FGs and
substrate. We assume that the FG cells are sufficiently
small that the single-electron effects is observable. The
Ising interaction is derived from the interference effect
between cells24. This interference effect is the result of



  
¡¢£¤
¥ ¦ § ¨©ª «
¬
­
®
¯
°
±
²
³
´
µ
¶
·
FIG. 5: The conventional FG array can be used for the
QAM. The source and drain are attached to both sides of the
FG array in the direction of bit-lines.
Coulomb interaction between the charges of neighboring
FG cells. Usually this interference effect is an obstacle to
the conventional flash memories. But here we can use it
effectively for the cell-to-cell interaction.
A. Ising interaction parts and Zeeman energy
Here, we derive the 1st and 2nd term of Eq.(2) by
describing the FG cells using the capacitance network
model described in Fig. 6.
1. Analytical formation of Ising interaction parts and
Zeeman energy
The charging energy of M FG cells is expressed by
U =
1
2
M∑
i=1
[
q2Ai
CAi
+
q2Bi
CBi
+
q2Di
CDi
+
q2Ei
CEi
+
q2Fi
CFi
+
q2Hi
CHi
+
q2Ii
CIi
]
−
M∑
i=1
[(qAi + qEi + qFi−1)VCGi + qBiVsub + qHiVsi + qIiVdi ],
(9)
where qEM+1 = qFM+1 = 0, and Vdi = Vsi+1 . The number
of charges ni in the i-th FG is given by
ni = −qAi+qBi−qDi+qDi−1−qEi−1−qFi+qHi+qIi , (10)
where qD0 = qE0 = 0. The capacitances are defined by
CD = ǫoxZFGW/XD, CE = ǫox(LW/2)/XE, (11)
CH = ǫox(LW/2)/XH, (12)
with XE =
√
(L/2)2 + d2A and XH =
√
(L/2)2 + d2ox.
For simplicity, from now on we formulate a case of three
cells. The charge distribution is obtained after mini-
CF1CE1 CF2CE2
-qA3
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FIG. 6: The capacitance network model of three floating gate
(FG) cells. The electronic states are controlled by the control
gate (CG), substrate, source and drain voltages. The width
(or depth) of each FG cell is assumed to equal its length, L,
and the distance between two FG cells also equals L.
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FIG. 7: A schematic of the charging energy of a single FG
as a function of nGi , which represents a gate voltage of an
i-th cell as shown in Ref.23. The crossover region nGi ≈ 0
of two parabolas realizes a two-state quantum system. Uh
indicates a typical scale by which the single-electron effect
can be observed or not. Uh indicates a typical scale by which
the single-electron effect can be controlled or not. See Fig. 9.
mizing the capacitance energy by using the method of
Lagrange multipliers35,36 and given by
U =
2∑
i=1
[
1
2Cai
(
1 +
C2Di
CaiCai+1
)
(ni +Q
0
vi
)2
]
+
1
2Ca3
(n3 +Q
0
v3
)2 −
3∑
i=1
Wi
2
+
2∑
i=1
CDi
4CaiCai+1
(ni +Q
0
vi
)(ni+1 +Q
0
vi+1
). (13)
We consider a Coulomb blockade region where the num-
ber of electrons can be controlled such that we can define
a quantum state |ni〉 by the number of electrons ni in i-th
FG as shown in Fig. 7. The superposition state is consti-
tuted by the coupling region of |ni〉 and |ni±1〉, which is
realized when the parabolic charging energy of |ni〉 state
crosses that of |ni + 1〉 state as discussed in Ref.
23. The
crossover point where the charging energy of ni electrons
equals that of the ni + 1 electrons is given by
(ni +Q
0
vi
)2 = (ni + 1 +Q
0
vi
)2. (14)
When we define an effective gate voltage nGi given by
ni +Q
0
vi
= nGi − 1/2, (15)
then, the crossover point is given by nGi = 0 and the
superposition state is constituted around nGi ≪ 1. nGi
accounts for the effect of the gate voltage of the i-th cell.
Thus, the charging energy term as a function of nGi is
transformed to
U =
3∑
i=1
hiσ
z
i +
2∑
i=1
Jijσ
z
i σ
z
i+1 +Const, (16)
where
hi=
1
2Cai
[
1+
C2Di
CaiCai+1
]
nGi+
CDi−1nGi−1+CDinGi+1
2CaiCai+1
, (17)
h3=
1
2Ca3
nG3 +
CD2
2Ca2Ca3
nG2 , (18)
Jij=
CDi
4CaiCaj
, (19)
and
σxi = |ni〉〈ni + 1|+ |ni + 1〉〈ni|, (20)
σzi = −|ni〉〈ni|+ |ni + 1〉〈ni + 1|, (21)
Ii = |ni〉〈ni|+ |ni + 1〉〈ni + 1|. (22)
(Details of the definitions and derivations are noted in the
Appendix). We can define a height of charging energy Uh
as the coefficient of nGi in Eq.(17) and Uw given by
Uh ≡
1
8Cai
[
1+
C2Di
CaiCai+1
]
(23)
Uw is defined by a voltage difference of the parabolas for
ni and ni+1. When we see Q
0
vi
as a function of the gate
voltage VCG, we obtain Uw = e/CAi from two equations
of ni +Q
0
vi
(VCG) = 0 and ni + 1 +Q
0
vi
(VCG + Uw) = 0.
When the quantum computations, such as Grover’s al-
gorithm37, are carried out, we have to maintain the elec-
tronic system in the range of its two-level system. For
that purpose, we have to maintain the superposition state
between |ni〉 and |ni+1〉 in the present setup, and we have
to take care such that |ni−1〉 or |ni+2〉 states do not affect
the target quantum operations, when we apply the gate
and substrate bias beyond Uw. In contrast, the purpose
of the quantum annealing process is to finally obtain the
nGi = 0 state. Thus, as long as we can restore the point
of nGi = 0, we can apply the gate and substrate bias
beyond Uw.
2. Numerical estimation of charging part
Figure 8 shows an example of the numerical calcula-
tion of the charging energy of three coupled FG cells for
CR = 0.3 and L = 15 nm with VCG3 = VCG1. In order to
experimentally observe single-electron effects, the charg-
ing energy should be sufficiently large to be observed at
the operation temperature. It is found that smaller CR
is better for increasing charging effects. Each parabola
has its own electronic state of a fixed ni. Where two
parabolas cross, the charging energies of different num-
bers of electrons cross as shown in Eq. (14). Figure 9
shows Uh and Uw as functions of the size of FGs with
various parameters of the thickness of the tunneling bar-
rier dox. Uh indicates a metric of charging energy, and
therefore, Uh is described as a unit of temperature in
Fig. 9. Uw indicates a metric of gate controllability, and
therefore, Uw is described as a unit of voltage in Fig. 9.
7From Figs. 9, it can be seen that a smaller FG is better
for a larger charging energy as expected. It is also found
that thicker dox is desirable. Comparison of Fig. 9(a) and
Fig. 9(b) reveals that smaller height of FG is better for
higher temperature operations.
Figure 10 shows J , Eq. (19), as a function of the size
of the FG. As the size L becomes larger, the magnitude
of J becomes smaller. It can be also seen that the larger
dox is better for larger J . This is because the larger dox
induces a larger area of Coulomb interactions with their
neighboring FGs.
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FIG. 8: Numerical calculation of the charging energy
Eq. (16) of three FGs for VCG3 = Vsub = VCG1 and Vsi = 0
(i = 1, .., 4). The electron density of the FG is 1020 cm−3.
The size of FG is L = W = 10 nm, the height of FG is
ZFG = 100 nm. The thickness of tunneling oxide is dox = 3.5
nm, and the thickness of the control gate oxide is dA = 8.2
nm. The coupling ratio is 0.3.
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FIG. 9: Uh and Uw that determine the single-electron effect
(Fig. 2) are calculated as a function of the size of FGs. (a) Uh
for ZFG=10 nm. (b) Uh for ZFG=100 nm. (c) Uw for ZFG=10
nm. (d) Uw for ZFG=100 nm. The thickness of the control
gate oxide depends on dox by the coupling ratio CR = 0.3.
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FIG. 10: The coupling J , Eq. (19), as a function of the size
of FGs in which the width of FGs equals L. The vertical axis
is described by a unit of temperature. (a) The height of FG
is 10 nm and (b) 100 nm. The thickness of the control gate
oxide depends on dox by the coupling ratio is CR = 0.3.
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FIG. 11: The magnitude of tunneling, Eq.(24), as a function
of the size of FGs. (a) The height of FG is 10 nm. (b) The
height of FG is 100 nm. The coupling ratio is CR = 0.3. We
use 1eV=2.41799×105 Hz.
B. Derivation of tunneling part
1. Analytical formation of tunneling term
Here, we derive the tunneling term in Eq. (2) by us-
ing the WKB approximation as shown in Ref.38. The
tunneling term is expressed in the form of annihilation
operators and given by
∑
k,k′
∆k,k′c
†
kR
ckL ≈ v
2
∫
d3kd3k′
(2π)6
h¯2kx
2m∗siL
e−
∫
kv(x)dxδkxk′x
c†
kF
R
ckF
L
= NLNR
m0Ry
m∗si
[πa0
L
]2
e
[
−
dox
a0
√
m∗ox(Vox−E
′
F
)
m0Ry
]
c†
kR
F
ckL
F
,
(24)
where Vox is the potential height of the tunneling barrier,
m∗si = 0.19m0 and m
∗
ox = 0.5m0 are the effective masses
of electrons in Si and tunneling barrier, respectively (m0is
an electron mass in vacuum). ckL and ckR are annihila-
tion operators of both sides of the tunneling barrier. kF
is a wave vector at a Fermi energy. a0 ≈ 0.0529 nm is the
Bohr radius and Ry ≈ 13.6 eV is the Rydberg constant.
v is a volume of tunneling electrons, and NL, NR are the
numbers of electrons of the two sides of the tunneling
barrier, respectively, which participate in the tunneling
event, given by
NL = NR = v
∑
k
1 = v
∫
dkydkzkxF /(2π)
3. (25)
8TABLE 1. Examples of the result of the analytical
calculations for dox = 2.5 nm and ZFG =10 nm.
Size J [K] Uh [K] Tunnel [GHz] Uw [eV]
L=5 nm 596.0 249.7 5.61 1.08
L=10 nm 85.8 80.4 22.5 0.27
L=15 nm 23.5 39.5 50.5 0.12
This tunneling term is a function of the gate voltage
VCG through the shift of Fermi energy EF such as E
′
F =
EF+VCG, and EF is calculated by the FG doping concen-
tration for which we use 1020 cm−3. When E′F increases,
the effective tunneling barrier is lowered and the tun-
neling rate increases (switch on). Conversely, when E′F
decreases, the effective tunneling barrier becomes larger,
and the tunneling is switched off. Thus, the tunneling
can be switched on or off by controlling the gate and
substrate bias.
2. Numerical estimation of tunneling term
Figure 11 shows a result of the numerical calculations
of the tunneling term as a function of the FG sizes when
dox and ZFG are changed. It can be seen that the tun-
neling rate increases as L and ZFG increase. These are
opposite trends to Uh and Uw in Fig. 9, and show that
the increasing tunneling rate makes the saving of elec-
trons difficult. Tables 1 and 2 show typical results from
Figs. 9-11 as a summary of the basic calculations men-
tioned above.
Figure 12 shows the amplitude of the tunneling term
as a function of VCG. It is seen that, when we change
VCG in the range of ±1 V, we can change the tunneling
rate in the range of 104. For example, for ZFG = 100 nm
and dox = 3.5 nm in Fig. 12(b), the tunneling term for
VCG=0 is approximately 26.4 Hz and can be neglected.
That for VCG=-1 V corresponds to a case that an electron
tunneling is expected to occur by approximately 2.2kHz.
3. Normally-off and normally-on
So far, we have considered a QAM in which tunneling
is switched on when external biases are applied. Thus,
these devices can be called “normally-off” devices. On
the other hand, as dox becomes thinner, the tunneling
frequency becomes larger and larger and the tunneling is
always on even for VCG = 0. For example in Fig. 12(a),
the tunneling term for dox = 1.5 nm of L = 15 nm is 17.1
THz, and in Fig. 12(b), the tunneling term for dox = 1.5
nm is 1717 THz. For these cases, we can switch off the
tunneling by applying positive electric voltages. Thus,
we call these devices “normally-on” devices. Compared
with normally-off devices, the power consumption of the
normally-on devices is considered to be larger. Thus, we
mainly consider the normally-off devices and discuss the
normally-on devices briefly in the Appendix.
TABLE 2. Examples of the result of the analytical
calculations for dox = 3.5 nm and ZFG = 100 nm.
Size J [K] Uh [K] Tunnel [GHz] Uw [eV]
L=5 nm 534.4 100.1 1.65 1.52
L=10 nm 251.0 61.5 6.61 0.38
L=15 nm 124.0 39.3 14.9 0.17

fffi
flffi !"
#$%&'(
)*+,-.
/01234
56 789: ; <=> ?
@ABCDE
FGHIJK
LMNOPQ
RSTUVW
XYZ[\]
^_`abc
de fghi j klm n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}~ 

 Ł  

  ¡
¢
£
¤¥¦§ ¨
©
ª«¬­
®¯°±²³´ µ¶
·¸¹º»¼½ ¾¿
ÀÁÂÃÄÅÆ ÇÈ
ÉÊËÌÍÎÏ ÐÑ
ÒÓÔÕÖ×Ø ÙÚ
ÛÜÝÞßàá âã
FIG. 12: The magnitude of tunneling, Eq.(24), as a function
of the gate voltage VCG. (a) The height of FG is 10 nm. (b)
The height of FG is 100 nm. The coupling ratio is CR = 0.3.
V. RESULTS OF TCAD SIMULATIONS
In general, FG memories consist of many different
regions with different doping concentrations and dop-
ing types. Different regions have different work func-
tions without bias. Typically, a p-type substrate, n-type
source/drain and an n-type FG are employed where the
doping concentration of the FG is higher than that in the
substrate. Figure 13(a) shows the typical doping pattern.
Figures 13(b) and (c) show the band structures depend-
ing on a bias voltage.
Here, we would like to show the results of the con-
ventional TCAD simulation in our targeted parameter
regions. We calculated the device characteristics of the
three FG array of Fig. 13(a) by using our in-house TCAD
simulator. This simulator was developed for conventional
semiconductor devices, and cannot include the single-
electron effect. The number of the coupled cells is lim-
ited by our calculation resources. Here we do not calcu-
late hj (Eq.(17)) nor Jij (Eq.(19)), because capacitances
change depending on applied biases as a result of the
change of depletion layers. Elaborate estimation will be
required. Accordingly, the crossover point of nG ≈ 0 in
Fig. 7 should be estimated in the near future.
In order to generate electrons at the surface of the
substrate (Fig. 13(b) and (c)), VCG > Vsub is required
39.
Figure 14 shows the bird’s eye views of the electronic po-
tentials of zero bias (Fig. 14(a)) and the case of Vsub = −3
V and VCG1 = VCG2 = VCG3 = −1 V (Fig. 14(b)). Fig-
ure 15 shows the calculated electron and hole densities,
potential energies and quasi-Fermi energies. It is realized
that the electron density is larger than the hole density at
the substrate interface. It can be also seen that Figs. 15
(c) and (d) are similar to Figs. 15(e) and (f), respec-
tively. This means that the case of VCG1 < 0, VCG2 < 0,
and VCG3 < 0 is an extension of the case of VCG1 =
VCG2 = VCG3 = 0 when Vsub < 0. The quasi-Fermi
energy and potential energy of the FGs in Fig. 15(f) be-
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FIG. 13: Schematics of FG cell in the proposed QAM. (a)
Doping pattern of an FG cell in our QAM. The FG and sub-
strate consist of n-type and p-type semiconductors, respec-
tively. (b) Band structure of no bias and no tunneling events.
(c) Band structure of finite tunneling. Both the gate bias and
substrate bias are applied negatively.
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FIG. 14: Bird’s-eye views of the electrical potential profile of
three FG cells calculated by in-house TCAD simulator. The
interface between the tunneling barrier and substrate is z = 0
where, for simplicity, the tunneling barriers are not shown.
The source and drain in the substrate are set close to the outer
two FGs, and their contact holes exist at |x| ≥ 0.2075µm and
z < 0. The thickness of the substrate is 1 µm, and only
the upper part of the substrate is shown. L = W = 15 nm,
dox = 3.0 nm and dA = 7.0 nm. (CR = 0.3 in Eq.(6)). The
heights of FG and CG are 0.1 µm. The doping rates of FG,
source, and substrate are given by 1020 cm−3, 2.0×1019 cm−3
and 3×1017 cm−3, respectively. (a) VCG1 = VCG2 = VCG3 =
Vsub = 0. (b) Vsub = −3 V, and VCG1 = VCG2 = VCG3 = −1
V.
come higher than those of Fig. 15(d) while the bottom
of the quasi-Fermi energy at the substrate surface does
not significantly change. This is the expected result in
Fig. 4.
We also calculated a time dependent FG potential as
shown in Fig. 16 to see the dynamic behavior of tunnel-
ing. We apply finite voltages on the gate and substrate
at t = 10−15 sec, starting from zero bias state. It can be
seen that the time scale of the change of the potentials is
of the order of 10−11 sec. Thus, tunneling event is very
fast as estimated in the previous sections.
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FIG. 15: The carrier densities (electrons and holes), the
potential energies, and the quasi-Fermi energies of the center
FG2, as a function of the distance from the surface of the
substrate. (a) and (b) show the results of zero bias (VCG1 =
VCG2 = VCG3 = Vsub = 0). (c) and (d) show the results
of VCG1 = VCG2 = VCG3 = 0 V and Vsub = −3 V. (e) and
(f) show the results of VCG1 = VCG2 = VCG3 = −1 V and
Vsub = −3 V. Those of the FG1 and FG3 have similar values
as these results.
VI. NOISE AND DECOHERENCE
Here, we discuss the noise and decoherence problems
in the QAM based on an FG array. In the conventional
FG array, the thickness of the tunneling oxide is of the
order of 7 nm to store the charge in the FG for many
years. In the present setups, we apply a thinner tunneling
oxide (dox ≤ 3.5 nm ) to control switching on and off the
tunneling. Thus, natural leakage of charges occurs more
often than in the case of the conventional FG memory.
Therefore, after the QAM process, the results should be
quickly transferred to a conventional memory block.
The unexpected trap sites are ones of the problems
of NAND flash memories40–42. These will become more
serious when we use an FG array as a qubit system. How-
ever, the physical properties of the traps persist on each
cell as shown in Ref.43,44. Once we check the trap distri-
butions and their properties and store that information
to conventional memory, we could apply appropriate volt-
ages depending on each FG cell and improve the QAM
performance.
Next, let us estimate the coherence time by taking into
account the electron-phonon interactions, following the
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FIG. 16: Time dependent analysis of the center FG (FG2)
potentials calculated by our in-house simulator. (a) dox = 2.5
nm and (b) dox = 3.0 nm. Other two FGs (FG1 and FG3)
show similar behaviors. Slight shift of the potentials can be
seen when these results are compared with those of Fig. 15.
This is a problem of our simulator in which the different calcu-
lations are required when time-dependent analysis is carried
out.
discussion in Ref.35. We assume that the acoustic phonon
in the tunneling material of SiO2 is the principal origin of
decoherence and apply the standard spin-boson theory45.
According to Leggett et al.45, the complete information
about the effect of the environment is encapsulated by
the spectral function J (ω). In the present case, the two-
state system is formed through the tunneling of SiO2 and
it has two types of spectral function given by46,47
J (ω) =
γ2
πρc5
ω3 +
γ2ν2
ρc3d2
ω. (26)
The first term shows a superohmic dissipation and cor-
responds to an underdamped coherent oscillation, whose
damping rate Γso at T = 0 is given by
35
Γso =
γ2∆˜3
4πh¯ρc5
, (27)
where ∆˜ is the renormalized tunneling frequency ∆, and
given by
∆˜ = ∆exp
(
−
γ2ω2c
2π2h¯ρc5
)
. (28)
When we use γ ∼ 10 eV, c ∼ 4300 m/s, ρ ∼ 2200
kg/m−3, and ωc = kBΘD/h¯ with Θ ∼ 450K, we have
∆˜ ∼ ∆e−1323, and thus this term can be neglected.
The second term of Eq. (26) expresses an ohmic dissi-
pation. The parameter α of the ohmic dissipation is
given by α = γ2ν2/(2π2h¯ρc3d2) ∼ 7.05 × 10−9. Then
P (t) ≡ 〈σz(t)〉 = Pcoh(t) + Pinc(t) is given by
Pcoh(t) ≈ cos∆t exp
{
−
πα
2
∆t
}
, (29)
Pinc(t) ≈ α{∆t(ci(∆t) sin∆t− si(∆t) cos(∆t)},(30)
where ci(y) = −
∫∞
y
(cosx)/xdx and si(y) =
−
∫∞
y
(sinx)/xdx. When we estimate the coherence time
from the exponential part of Pcoh(t) such as απ∆tcoh/2 =
1, we have tcoh ∼ 4.33 msec for ∆ = 10K and tcoh ∼ 0.433
msec for ∆ = 100K, respectively. Therefore, the increase
of the tunneling excites more phonons, and a low tunnel-
ing rate is desirable. However, tunneling that is too slow
induces many noises40–42. Thus, there will be an optimal
point for the tunneling rate, depending on each system.
VII. DISCUSSION
In Ref.35,36, we have proposed a charge-qubit sys-
tem48,49 based on coupled quantum dots (CQDs)50.
When we regard FGs as quantum dots (QDs), the previ-
ous CQD proposal is different from the present proposal
in that there are additional FGs stacked on the first FG
layer51. Although additional fabrication processes are
required for the CQD system, the structure of the CQD
system can be manufactured by the same set of photo
masks as that in the present proposal. Because the elec-
tron moves in the close-coupled QDs in the previous pro-
posal, its coherence time is considered to be longer than
that of the present proposal. Besides the fact that the
present proposal is more close to the conventional flash
memory, the advantage of the present proposal is that
the electron tunneling is directly changed by the exter-
nal electrodes. In contrast, the tunneling barrier of the
CQD system is fixed, and qubit states are mainly con-
trolled in the rotating frame by applying high-frequency
electric field.
We have to readout the final state after the annealing
process. At the readout stage, the number of electrons in
the FG should be detected by applying gate voltage and
switching on current between the source and drain. As
in the conventional FG array, the applied voltage of the
reading out is smaller than that of the ‘switching-on’ pro-
cess. The readout process should not change the number
of electrons in the FG array. The thickness of the tun-
neling oxide of the normally-off type is greater than that
of the normally-on type (as discussed in the Appendix).
Thus, it is considered that the normally-off type is more
easily constructed than the normally-on type. In any
event, detailed optimizations of the structure and opera-
tion voltages are subjects for future work.
VIII. CONCLUSION
We have shown that the conventional FG memory
structure can be used as the quantum annealing machine.
It is assumed that the FG is sufficiently small for the ap-
pearance of the single-electron effect. The electrostatic
Coulomb interaction between FG cells is the origin of
the Ising interaction. The tunneling between the FG and
substrate is brought about by applying voltages to both
the CG and substrate, while the source/drain voltage is
set to zero. Using TCAD simulation, we have shown an
example of the device characteristics under possible bias
11
conditions. Optimization of many parameters is a sub-
ject for future work.
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Appendix A: Detailed derivation process of the
charging energy
Here, we show additional information for the derivation
process of Eq.(16). The parameters in Eq.(13) in the text
are given by
Ca1 = CA1 + CB1 + CD1 + CF1 + CH1 + CI1 ,
Ca2 = CA2 + CB2 + CD2 + CF2 + CH2 + CI2 ,
+ CD1 + CE1 −
C2D1
Ca1
,
Ca3 = CA3 + CB3 + CD3 + CF3 + CH3 + CI3 ,
+ CD2 + CE2 −
C2D2
Ca2
,
Q0v1 = CA1VCG1 + CB1Vsub + CF1VCG2 + CH1Vs1 + CI1Vd1 ,
Q0v2 = CA2VCG2 + CB2Vsub + CF2VCG3 + CH2Vs2 + CI2Vd2 ,
Q0v3 = CA3VCG3 + CB3Vsub + CH3Vs3 + CI3Vd3 ,
W1 = CA1V
2
CG1 + CB1V
2
sub + CF1V
2
CG2 + CH1V
2
s1
+ CI1V
2
d1
,
W2 = CA2V
2
CG2 + CB2V
2
sub + CF2V
2
CG3 + CH2V
2
s2
+ CI2V
2
d2
,
W3 = CA3V
2
CG3 + CB3V
2
sub + CH3V
2
s3
+ CI3V
2
d3
, (A1)
where Vdi = Vsi+1 . Following Ref .
23, we consider the
region around
(ni +Q
0
vi
)2 = (ni + 1 +Q
0
vi
)2 (A2)
This is the region where the charging energy of ni elec-
trons equals that of the ni+1 electrons, and the |ni〉 and
|ni + 1〉 states constitute a superposition state. We use
the effective gate voltage nGi given by
ni +Q
0
vi
= nGi − 1/2. (A3)
(nGi ≪ 1). For this region, we can approximate the
following equation
1∑
m=0
(ni +m+Q
0
vi
)2 →
1
2
nGiσ
z
i +
(
n2Gi +
1
4
)
Ii, (A4)
where σz, Ii are Pauli matrix and unit matrix, respec-
tively, based on {|ni + 1〉, |ni〉} system. Thus, we obtain

ff
fiflffi
 
!" #
$%&
'(
)
*+,
-.
/0 12 3456789:; <= >? @ABCDEFGH
IJK LMN
FIG. 17: Schematics of FG cell of a normally-on QAM. (a)
Band structure without bias. Tunneling is switched on. (b)
Band structure without tunneling events. Both the gate bias
and substrate bias are applied positively.
Eq.(16) and
Const =
2∑
i=1
[
1
2Cai
(
1 +
C2Di
CaiCai+1
)(
n2Gi +
1
4
Ii
)
−
Wi
2
]
+
1
2Ca3
(
n2G3 +
1
4
)
I3 −
W3
2
+
2∑
i=1
CDi
CaiCai+1
IiIi+1. (A5)
Appendix B: Normally-on and normally-off
In the main text, we consider a case in which tunnel-
ing occurs only when the gate and substrate biases are
applied. These devices can be called ”normally-off” de-
vices. In this section, we briefly discuss a “normally-on”
device in which tunneling is switched off only when the
gate and substrate bias are applied.
Figure 17 shows an example of the normally-on set up.
The electron tunneling always occurs between the FG
and the substrate without bias as shown in Fig. 17(a).
The effective thickness of the effective tunneling barrier
is changed by the change of the potential of the FG and
substrate. If we prepare a p-type substrate like that of
the conventional NAND flash memory, the current from
the substrate to the source and drain flows when the
tunneling is switched off (Fig.17(b)). This is because the
source and drain are n-type semiconductors. Thus, in the
normally-on type QAM, there are always some current
flows in the cell. Detailed calculations are subjects for
future work.
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